udemy

Certificate no: UC-ab530cf0-68ce-4755-b7e2-ffd1180ab2dc
Certificate url: ude.my/UC-ab530cf0-68ce-4755-b7e2-ffd1180ab2dc
Reference Number: 0004

CERTIFICATE OF COMPLETION

Design Verification using System Verilog (SV) + Project Demo

Instructors **VLSI Mentor**

Veena Chidanand Badiger

Date **Oct. 3, 2026**
Length **18.5 total hours**